PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

JUL 2 2 2005

Applicant: Calder et al.

Serial No.: 10/659,066

Conf. No.: 3820

Filed: September 9, 2003

For: METHOD AND APPARATUS

FOR IDENTIFYING SIMILAR REGIONS OF A PROGRAM'S

EXECUTION

Art Unit: 2191

Examiner: Steelman, Mary J.

I hereby certify that this paper is being deposited with the U.S. Postal Service as EXPRESS MAIL in an envelope addressed to Mail Stop AMENDMENT, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this date.

July 22, 2005 Date

Express Mail No. EL965133218U

INFORMATION DISCLOSURE STATEMENT

Mail Stop AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

This IDS is submitted under 37 C.F.R. §1.97(b) within either of the following time periods, whichever occurs last

- (a) _ within three months of either the filing date of the national application or the date of entry into the national stage; or
- (b) before the mailing date of first office action on the merits (i.e., not including actions such as restriction requirements).

Applicant(s) submit herewith Form PTO-1449 (Information Disclosure Citation) together with copies of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 C.F.R. §1.56. Applicant(s) respectfully submit that the citation of any reference on Form PTO-1449 does not constitute an admission that the reference qualifies as prior art.

It is requested that the information disclosed on the enclosed Form PTO-1449 be made of record in this Application.

The Commissioner is hereby authorized to charge any additional fees which may be required to this application under 37 C.F.R.§§1.16-1.17, or to credit any overpayment, to Deposit Account No. 07-2069. A duplicate copy of this sheet is enclosed.

Customer No. 24978

July 22, 2005

300 South Wacker Drive

Suite 2500

Chicago, Illinois 60606

Telephone: (3

(312) 360-0080 (312) 360-9315

Facsimile: (312) 3 P:\DOCS\0321\68199\9B8697.DOC Respectfully submitted,

GREER, BURNS & CRAIN, LTD.

By: Vh. 17, Ke

Arik B. Ranson Registration No. 43,874

Form PTO-1449 U.S. Department of Commerce			Attorney Docket No.: 1201.68199		Serial No.: 10/659,066				
(Rev. 8-88) Patent and Trademark Office INFORMATION DISCLOSURE CITATION (Use several sheets if necessary) U.S. PATENT DOCUMENTS Evanging:				Applicant: Calder et al.					
				Filing Date: September 9, 2003 Group: 2191					
U.S. PATE	ENT DOCUMENTS	OT & TRA	DEMARKEE						
Examiner Initial*	Document Number Date		Name	Class	Subclass	Filing Date If Appropriate			
			, inc						
٠									
FOREIGN	PATENT DOCUMENTS		<u> </u>		<u> </u>				
						Translation			
	Document Number	Date	Country		Class	Subclass	Yes	No	
								<u> </u>	
y									
	- 								
						<u>. </u>	<u> </u>	-	
OTHER D	OCUMENTS (Including Aut			, Etc.) er-Aware Control Speculat	ion Thro	ıgh Selecti	ve Thro	ttling "	
	Proceedings of the 9th	International	Symposium	on High-Performance Com	puter Arc	hitecture,	Februar	y 2003.	
		Balasubramonian, R., Albonesi, D.H., Buyuktosunoglu, A., Dwarkadas, S., "Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures," 22 nd International Symposium on							
	Microarchitecture, pp	. 245-257, 20	00.						
				wu, W.W., "Vacuum Pack 5 th International Symposium					
	2002.	Ost-Link Opti	ininzation, 5			Toaremice	.urc, Dc	cember	
				al Management for High- Computer Architecture (HI		-		ors," In	
				.H., Bose, P., "Energy Effic				n Fetch	
	and Issue," 30 th Annual International Symposium on Computer Architecture, June 2003. Dhodapkar, A., Smith, J.E., "Comparing Program Phase Detection Techniques," Proc. of the Int. Symposium on								
	Microarchitecture, 20		ailing riogran	ir riase Detection Techniqu	ucs, P100	oi the int.	эушроя	siuili on	
Examiner			Date	Considered					
*Examiner				ot citation is in conformance with					

Form PTO-1449 U.S. Department of Commerce			Attorney Docket No.: 1201.68199		Serial No.: 10/659,066				
(Rev. 8-88) Patent and Trademark Office				Applicant: Calder et al.					
INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)				Filing Date: September 9, 200	Group: 2191				
U.S. PATE	ENT DOCUMENTS				•				
Examiner Initial*	Document Number	Date		Name	Class	Subclass	Filing Date If Appropriate		
•									
,									
					<u> </u>				
FOREIGN	PATENT DOCUMENTS	<u> </u>	1			<u> </u>			
							Translation		
,	Document Number	Date	Country	•	Class	Subclass	Yes	No	
			Ĭ						
OTHER D	OCUMENTS (Including Aut				· D	. 117. 1.	C + A	1 : - 22	
				-Configuration Hardware v hitecture (ISCA 2002), Al			g Set An	alysis,	
in n				niam, R., Albonesi, D.H., I Storage Structures for Red					
	Conference on Paralle	el Architectur	es and Comp	oilation Techniques, Septer	nber 2002				
				eved from the Internet Jun					
1				Adaptation of Processors: A uter Architecture, June 200		to Energy	Reducti	on," In	
	Lafage, T., Seznec, A., "Choosing Representative Slices of Program Execution for Microarchitecture								
	Simulations: A Preliminary Application to the Data Stream," In Workload Characterization of Emerging Applications, Kluwer Academic Publishers, September 2000, pp 149-163.								
Examiner			Date	e Considered					
*Examine				not citation is in conformance with					

Form PTO-1449 U.S. Department of Commerce (Rev. 8-88) Patent and Trademark Office INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)				Attorney Docket No.: 1201.68199		Serial No.: 10/659,066			
				Applicant: Calder et al.					
				Filing Date: September 9, 2003 Group: 2191					
U.S. PATE	ENT DOCUMENTS								
Examiner Initial*	Document Number	Date		Name	Class	Subclass	Filing Date If Appropriate		
			-						
•									
;				······································					
						1			
FOREIGN	PATENT DOCUMENTS								
							Translation		
1	Document Number	Date	Country		Class	Subclass	Yes	No	
ų.									
						,			
OTHER D	OCUMENTS (Including Aut								
	for Identifying Hot S	Spots to Supp	oort Runtime	nhaal, J.C., Hwu, W.W., "A e Optimization," 26 th Inter					
	Architecture, pp. 136-147, May 1999. Sherwood, T., Calder, T., "Time Varying Behavior of Programs," UCSD Technical Report, CS99-630, August 1999, pp. 1-16.								
	http://www-cse.ucsd.e			c Block Distribution Anal	ysis to Fi	nd Periodi	Behav:	ior and	
	Simulation Points in Applications," Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT 2001), Sept. 2001, Barcelona, Spain. http://www-								
	cse.ucsd.edu/-calder/papers/PACT-01-BBDA.pdf Sherwood, T., Perelman, E., Hamerly, G., Calder, B., "Automatically Characterizing Large Scale Program								
	1	•		onal Conference on Archi S 2002), October 2002, S			_	- ,	
	cse.ucsd.edu/-calder/papers/ASPLOS-02-SimPoint.pdf Wunderlich, R., Wenisch, T., Falsafi, B., Hoe, J., "Smarts: Accelerating Microarchitecture Simulation Via								
				nternational Symposium or					
Examiner			Dat	e Considered					
*Examiner				not citation is in conformance wi dered. Include copy of this form					

Form PTO-1449 U.S. Department of Commerce (Rev. 8-88) Patent and Trademark Office INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)			Attorney Docket No.: 1201.68199 Serial No.: 10/659,066				66	
			Applicant: Calder et al.					
			Filing Date: September 9, 2	Group: 2191				
U.S. PATE	NT DOCUMENTS	· · · · · · · · · · · · · · · · · · ·			····			
Examiner Initial*	Document Number	Date		Name	Class	Subclass	Filing Date If Appropriate	
•								
7								
FOREIGN	PATENT DOCUMENTS							
				Translation				ion
	Document Number	Date	Country		Class	Subclass	Yes	No
, ,								
1,00		· · · · · · · ·						
						ļ <u></u>		
						<u> </u>		
OTUEPD	CUMENTS (Including Aut	har Title Date	Portinant Page	c Eta)		<u> </u>	<u> </u>	_
OTTLER	<u> </u>		-	Configurable Cache Arch	nitecture for	Embedded	Systems	s," 30 th
	Annual International	Symposium o	n Computer	Architecture, June 2003				
				eney, Peter F., "Phase Shirch Center, Hawthorne, I			Classific	ation,"
	Lau, Jeremy, Schoenn	mackers, Stefa	an, Calder, E	Brad, "Transition Phase (Classification		ction," 1	1 th Int.
	Smith, James, E., Dho	odapkar, Ashu		rchitecture, February 200 ynamic Microarchitectur		Viá Co-D	esigned	Virtual
	Machines," ISSCC 20		lin Dwarkac	las, Sandhya, "Character	izing and Pre	dicting Pro	oram Re	havior
	and its Variability," I 2003.	Proc. of the 1:	2 th Int. Conf	erence on Parallel Archi	tectures and	Compilati	on Tech	niques,
*Examiner				not citation is in conformance dered. Include copy of this fo				